

FIG. 1

срч




FIG 2




FIG. 3

The diagram illustrates a register stack architecture (FIG. 1) within a system 100. A CPU is connected to a Stack Register (105) and a Stack Control Circuit (102). The CPU outputs a REG_ADDR signal (108) to the Stack Control Circuit. The Stack Register outputs REG_STATES (111, 112) to the Stack Control Circuit. The Stack Control Circuit outputs a SEG_ADDR signal (114) to the Register Stack Internal Portion (104A) and the Register Stack External Portion (104B). The Register Stack Internal Portion (104A) is connected to the CPU via a bus (162A) and to the Register Stack External Portion (104B) via a bus (164). The Register Stack External Portion (104B) is connected to the CPU via a bus (162B) and to the Register Stack Internal Portion (104A) via a bus (166).

FIG. 6




FIG. 7